JC716 U.S. PTO 10/016232 12/06/01

Sc #11079

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10016232	12/06/2001	716	2	2825	

**APPLICANTS: Donelly Ross; Naylor William; Fu Michael;

**CONTINUING DATA VERIFIED:

none wyf

** FOREIGN APPLICATIONS VERIFIED: none wyf

PG-PUB DO NOT PUBLISH ☒ RESCIND ☐

Foreign priority claimed	☐ yes ☒ no	ATTORNEY DOCKET NO
35 USC 119 conditions met	☐ yes ☒ no	
Verified and Acknowledged Examiners's intials	TH	SNSY-A2001-007

TITLE : Multiple pass optimization for automatic electronic circuit placement

U.S.DEPT. OF COMM /PAT.& TM-PTO-436L(Rev. 12-94

NOTICE OF ALLOWANCE MAILED	Assistant Examiner	CLAIMS ALLOWED: Total Claims / Print Claim for
ISSUE FEE: Amount Due / Date Paid		DRAWING: Sheets Drwg. / Figs.Drwg. / Print Fig.
☐ TERMINAL DISCLAMER	Primary Examiner	Application Examiner
	PREPARED FOR ISSUE	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM (Attached in pocket on right inside flap)